Initial commit
This commit is contained in:
GitHub
32
verilog/dv/mprj_stimulus/Makefile
Normal file
32
verilog/dv/mprj_stimulus/Makefile
Normal file
@@ -0,0 +1,32 @@
|
||||
# SPDX-FileCopyrightText: 2020 Efabless Corporation
|
||||
#
|
||||
# Licensed under the Apache License, Version 2.0 (the "License");
|
||||
# you may not use this file except in compliance with the License.
|
||||
# You may obtain a copy of the License at
|
||||
#
|
||||
# http://www.apache.org/licenses/LICENSE-2.0
|
||||
#
|
||||
# Unless required by applicable law or agreed to in writing, software
|
||||
# distributed under the License is distributed on an "AS IS" BASIS,
|
||||
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
# See the License for the specific language governing permissions and
|
||||
# limitations under the License.
|
||||
#
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
|
||||
|
||||
PWDD := $(shell pwd)
|
||||
BLOCKS := $(shell basename $(PWDD))
|
||||
|
||||
# ---- Include Partitioned Makefiles ----
|
||||
|
||||
CONFIG = caravel_user_project
|
||||
|
||||
|
||||
include $(MCW_ROOT)/verilog/dv/make/env.makefile
|
||||
include $(MCW_ROOT)/verilog/dv/make/var.makefile
|
||||
include $(MCW_ROOT)/verilog/dv/make/cpu.makefile
|
||||
include $(MCW_ROOT)/verilog/dv/make/sim.makefile
|
||||
|
||||
|
||||
136
verilog/dv/mprj_stimulus/mprj_stimulus.c
Normal file
136
verilog/dv/mprj_stimulus/mprj_stimulus.c
Normal file
@@ -0,0 +1,136 @@
|
||||
/*
|
||||
* SPDX-FileCopyrightText: 2020 Efabless Corporation
|
||||
*
|
||||
* Licensed under the Apache License, Version 2.0 (the "License");
|
||||
* you may not use this file except in compliance with the License.
|
||||
* You may obtain a copy of the License at
|
||||
*
|
||||
* http://www.apache.org/licenses/LICENSE-2.0
|
||||
*
|
||||
* Unless required by applicable law or agreed to in writing, software
|
||||
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
* See the License for the specific language governing permissions and
|
||||
* limitations under the License.
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
|
||||
// This include is relative to $CARAVEL_PATH (see Makefile)
|
||||
#include <defs.h>
|
||||
|
||||
// --------------------------------------------------------
|
||||
|
||||
void main()
|
||||
{
|
||||
// The upper GPIO pins are configured to be output
|
||||
// and accessble to the management SoC.
|
||||
// Used to flag the start/end of a test
|
||||
// The lower GPIO pins are configured to be output
|
||||
// and accessible to the user project. They show
|
||||
// the project count value, although this test is
|
||||
// designed to read the project count through the
|
||||
// logic analyzer probes.
|
||||
// I/O 6 is configured for the UART Tx line
|
||||
|
||||
uint32_t testval;
|
||||
|
||||
reg_mprj_datal = 0x00000000;
|
||||
reg_mprj_datah = 0x00000000;
|
||||
|
||||
reg_mprj_io_37 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_36 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_35 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_34 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_33 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_32 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
|
||||
reg_mprj_io_31 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_30 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_29 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_28 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_27 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_26 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_25 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_24 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_23 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_22 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_21 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_20 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_19 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_18 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_17 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_16 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
|
||||
reg_mprj_io_15 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_14 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_13 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_12 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_11 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_10 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_9 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_8 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_7 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_6 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_5 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_4 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
// reg_mprj_io_3 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_2 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_1 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
reg_mprj_io_0 = GPIO_MODE_USER_STD_OUT_MONITORED;
|
||||
|
||||
/* Apply configuration */
|
||||
reg_mprj_xfer = 1;
|
||||
while (reg_mprj_xfer == 1);
|
||||
|
||||
/* TEST: Recast channels 35 to 32 to allow input to user project */
|
||||
/* This is done locally only: Do not run reg_mprj_xfer! */
|
||||
reg_mprj_io_35 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_34 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_33 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
reg_mprj_io_32 = GPIO_MODE_MGMT_STD_OUTPUT;
|
||||
|
||||
// Configure LA probes [31:0], [127:64] as inputs to the cpu
|
||||
// Configure LA probes [63:32] as outputs from the cpu
|
||||
reg_la0_oenb = reg_la0_iena = 0x00000000; // [31:0]
|
||||
reg_la1_oenb = reg_la1_iena = 0xFFFFFFFF; // [63:32]
|
||||
reg_la2_oenb = reg_la2_iena = 0x00000000; // [95:64]
|
||||
reg_la3_oenb = reg_la3_iena = 0x00000000; // [127:96]
|
||||
|
||||
// Flag start of the test
|
||||
reg_mprj_datal = 0xAB400000;
|
||||
|
||||
// Set Counter value to zero through LA probes [63:32]
|
||||
reg_la1_data = 0x00000000;
|
||||
|
||||
// Configure LA probes from [63:32] as inputs to disable counter write
|
||||
reg_la1_oenb = reg_la1_iena = 0x00000000;
|
||||
|
||||
reg_mprj_datal = 0xAB410000;
|
||||
reg_mprj_datah = 0x00000000;
|
||||
|
||||
// Test ability to force data on channel 37
|
||||
// NOTE: Only the low 6 bits of reg_mprj_datah are meaningful
|
||||
|
||||
reg_mprj_datah = 0x0f0f0fc0;
|
||||
reg_mprj_datah = 0x00000000;
|
||||
reg_mprj_datah = 0x0f0f0fca;
|
||||
reg_mprj_datah = 0x0000000a;
|
||||
reg_mprj_datah = 0x0f0f0fc0;
|
||||
reg_mprj_datah = 0x00000000;
|
||||
reg_mprj_datah = 0x0f0f0fc5;
|
||||
reg_mprj_datah = 0x00000005;
|
||||
|
||||
// Test ability to read back data generated by the user project
|
||||
// on the "monitored" outputs. Read from the lower 16 bits and
|
||||
// copy the value to the upper 16 bits.
|
||||
|
||||
testval = reg_mprj_datal;
|
||||
reg_mprj_datal = (testval << 16);
|
||||
reg_mprj_datah = 0x0000000a;
|
||||
testval = reg_mprj_datal;
|
||||
reg_mprj_datal = (testval << 16);
|
||||
reg_mprj_datah = 0x00000005;
|
||||
|
||||
// Flag end of the test
|
||||
reg_mprj_datal = 0xAB510000;
|
||||
}
|
||||
249
verilog/dv/mprj_stimulus/mprj_stimulus_tb.v
Normal file
249
verilog/dv/mprj_stimulus/mprj_stimulus_tb.v
Normal file
@@ -0,0 +1,249 @@
|
||||
// SPDX-FileCopyrightText: 2020 Efabless Corporation
|
||||
//
|
||||
// Licensed under the Apache License, Version 2.0 (the "License");
|
||||
// you may not use this file except in compliance with the License.
|
||||
// You may obtain a copy of the License at
|
||||
//
|
||||
// http://www.apache.org/licenses/LICENSE-2.0
|
||||
//
|
||||
// Unless required by applicable law or agreed to in writing, software
|
||||
// distributed under the License is distributed on an "AS IS" BASIS,
|
||||
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
// See the License for the specific language governing permissions and
|
||||
// limitations under the License.
|
||||
// SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
`default_nettype wire
|
||||
|
||||
`timescale 1 ns / 1 ps
|
||||
|
||||
module mprj_stimulus_tb;
|
||||
// Signals declaration
|
||||
reg clock;
|
||||
reg RSTB;
|
||||
reg power1, power2;
|
||||
reg CSB;
|
||||
wire gpio;
|
||||
wire [37:0] mprj_io;
|
||||
wire [15:0] checkbits;
|
||||
reg [7:0] checkbits_temp;
|
||||
wire [3:0] status;
|
||||
|
||||
// Signals Assignment
|
||||
assign checkbits = mprj_io[31:16];
|
||||
assign status = mprj_io[35:32];
|
||||
|
||||
assign mprj_io[3] = (CSB == 1'b1) ? 1'b1 : 1'bz;
|
||||
|
||||
always #12.5 clock <= (clock === 1'b0);
|
||||
|
||||
initial begin
|
||||
clock = 0;
|
||||
end
|
||||
|
||||
`ifdef ENABLE_SDF
|
||||
initial begin
|
||||
$sdf_annotate("../../../sdf/user_proj_example.sdf", uut.mprj.mprj) ;
|
||||
$sdf_annotate("../../../mgmt_core_wrapper/sdf/DFFRAM.sdf", uut.soc.DFFRAM_0) ;
|
||||
$sdf_annotate("../../../mgmt_core_wrapper/sdf/mgmt_core.sdf", uut.soc.core) ;
|
||||
$sdf_annotate("../../../caravel/sdf/housekeeping.sdf", uut.housekeeping) ;
|
||||
$sdf_annotate("../../../caravel/sdf/chip_io.sdf", uut.padframe) ;
|
||||
$sdf_annotate("../../../caravel/sdf/mprj_logic_high.sdf", uut.mgmt_buffers.mprj_logic_high_inst) ;
|
||||
$sdf_annotate("../../../caravel/sdf/mprj2_logic_high.sdf", uut.mgmt_buffers.mprj2_logic_high_inst) ;
|
||||
$sdf_annotate("../../../caravel/sdf/mgmt_protect_hv.sdf", uut.mgmt_buffers.powergood_check) ;
|
||||
$sdf_annotate("../../../caravel/sdf/mgmt_protect.sdf", uut.mgmt_buffers) ;
|
||||
$sdf_annotate("../../../caravel/sdf/caravel_clocking.sdf", uut.clocking) ;
|
||||
$sdf_annotate("../../../caravel/sdf/digital_pll.sdf", uut.pll) ;
|
||||
$sdf_annotate("../../../caravel/sdf/xres_buf.sdf", uut.rstb_level) ;
|
||||
$sdf_annotate("../../../caravel/sdf/user_id_programming.sdf", uut.user_id_value) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_bidir_1[0] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_bidir_1[1] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_bidir_2[0] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_bidir_2[1] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_bidir_2[2] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1[0] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1[1] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1[2] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1[3] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1[4] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1[5] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1[6] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1[7] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1[8] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1[9] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1[10] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1a[0] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1a[1] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1a[2] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1a[3] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1a[4] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_1a[5] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[0] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[1] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[2] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[3] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[4] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[5] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[6] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[7] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[8] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[9] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[10] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[11] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[12] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[13] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[14] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_control_block.sdf", uut.\gpio_control_in_2[15] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.\gpio_defaults_block_0[0] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.\gpio_defaults_block_0[1] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.\gpio_defaults_block_2[0] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.\gpio_defaults_block_2[1] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.\gpio_defaults_block_2[2] ) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_5) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_6) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_7) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_8) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_9) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_10) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_11) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_12) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_13) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_14) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_15) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_16) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_17) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_18) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_19) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_20) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_21) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_22) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_23) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_24) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_25) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_26) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_27) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_28) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_29) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_30) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_31) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_32) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_33) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_34) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_35) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_36) ;
|
||||
$sdf_annotate("../../../caravel/sdf/gpio_defaults_block.sdf", uut.gpio_defaults_block_37) ;
|
||||
end
|
||||
`endif
|
||||
|
||||
initial begin
|
||||
$dumpfile("mprj_stimulus.vcd");
|
||||
$dumpvars(0, mprj_stimulus_tb);
|
||||
|
||||
// Repeat cycles of 1000 clock edges as needed to complete testbench
|
||||
repeat (100) begin
|
||||
repeat (1000) @(posedge clock);
|
||||
end
|
||||
$display("%c[1;31m",27);
|
||||
`ifdef GL
|
||||
$display ("Monitor: Timeout, Test Project IO Stimulus (GL) Failed");
|
||||
`else
|
||||
$display ("Monitor: Timeout, Test Project IO Stimulus (RTL) Failed");
|
||||
`endif
|
||||
$display("%c[0m",27);
|
||||
$finish;
|
||||
end
|
||||
|
||||
initial begin
|
||||
wait(checkbits == 16'hAB40);
|
||||
$display("Monitor: mprj_stimulus test started");
|
||||
wait(status == 4'ha);
|
||||
wait(status == 4'h5);
|
||||
|
||||
// Values reflect copying user-controlled outputs to memory and back
|
||||
// to management-controlled outputs.
|
||||
wait(status == 4'ha);
|
||||
checkbits_temp = checkbits; // store counter value
|
||||
$display("first value = %h",checkbits_temp);
|
||||
wait(status == 4'h5);
|
||||
$display("second value = %h",checkbits[7:0]);
|
||||
if ( checkbits[7:0] == checkbits_temp) begin
|
||||
$display ("Error: counter value doesn't change");
|
||||
$finish;
|
||||
end
|
||||
wait(checkbits == 16'hAB51);
|
||||
$display("Monitor: mprj_stimulus test Passed");
|
||||
#10000;
|
||||
$finish;
|
||||
end
|
||||
|
||||
// Reset Operation
|
||||
initial begin
|
||||
CSB <= 1'b1;
|
||||
RSTB <= 1'b0;
|
||||
#2000;
|
||||
RSTB <= 1'b1; // Release reset
|
||||
#1_300_000;
|
||||
CSB <= 1'b0; // Stop driving CSB
|
||||
end
|
||||
|
||||
initial begin // Power-up sequence
|
||||
power1 <= 1'b0;
|
||||
power2 <= 1'b0;
|
||||
#200;
|
||||
power1 <= 1'b1;
|
||||
#200;
|
||||
power2 <= 1'b1;
|
||||
end
|
||||
|
||||
wire flash_csb;
|
||||
wire flash_clk;
|
||||
wire flash_io0;
|
||||
wire flash_io1;
|
||||
|
||||
wire VDD3V3 = power1;
|
||||
wire VDD1V8 = power2;
|
||||
wire VSS = 1'b0;
|
||||
|
||||
caravel uut (
|
||||
.vddio (VDD3V3),
|
||||
.vddio_2 (VDD3V3),
|
||||
.vssio (VSS),
|
||||
.vssio_2 (VSS),
|
||||
.vdda (VDD3V3),
|
||||
.vssa (VSS),
|
||||
.vccd (VDD1V8),
|
||||
.vssd (VSS),
|
||||
.vdda1 (VDD3V3),
|
||||
.vdda1_2 (VDD3V3),
|
||||
.vdda2 (VDD3V3),
|
||||
.vssa1 (VSS),
|
||||
.vssa1_2 (VSS),
|
||||
.vssa2 (VSS),
|
||||
.vccd1 (VDD1V8),
|
||||
.vccd2 (VDD1V8),
|
||||
.vssd1 (VSS),
|
||||
.vssd2 (VSS),
|
||||
.clock (clock),
|
||||
.gpio (gpio),
|
||||
.mprj_io (mprj_io),
|
||||
.flash_csb(flash_csb),
|
||||
.flash_clk(flash_clk),
|
||||
.flash_io0(flash_io0),
|
||||
.flash_io1(flash_io1),
|
||||
.resetb (RSTB)
|
||||
);
|
||||
|
||||
|
||||
spiflash #(
|
||||
.FILENAME("mprj_stimulus.hex")
|
||||
) spiflash (
|
||||
.csb(flash_csb),
|
||||
.clk(flash_clk),
|
||||
.io0(flash_io0),
|
||||
.io1(flash_io1),
|
||||
.io2(), // not used
|
||||
.io3() // not used
|
||||
);
|
||||
|
||||
endmodule
|
||||
`default_nettype wire
|
||||
Reference in New Issue
Block a user