admin/chip_ignite
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
5bb5fe631543b419cbfaa3c796a7e7b9c66e071e
chip_ignite/.github/workflows/user_project_ci.yml
cah f391dae4f2
Some checks failed
CI / rtl-lint (push) Has been cancelled
Details
ci: suppress remaining lint warnings (BLKSEQ, UNUSEDPARAM, CASEINCOMPLETE) 
BLKSEQ: intentional blocking assigns in sequential logic for Yosys
BLKLOOPINIT compatibility. UNUSEDPARAM/CASEINCOMPLETE: known benign.

Co-Authored-By: Claude Opus 4.6 <noreply@anthropic.com>
2026-03-14 00:23:33 -06:00

700 B
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink