docs: add project report with architecture diagrams

Comprehensive report for FPGA partner covering:
- System architecture and channel model
- LDPC decoder hardware blocks
- Code optimization journey (5.23 -> 1.03 photons/slot)
- SC-LDPC threshold saturation results
- RTL implementation plan and area estimates

Includes 10 figures: system architecture, channel model,
degree distributions, FER curves, threshold progressions.

Co-Authored-By: Claude Opus 4.6 <noreply@anthropic.com>
This commit is contained in:
cah
2026-02-24 21:45:35 -07:00
parent b4d5856bf9
commit 87b84f8c75
4 changed files with 782 additions and 0 deletions

Binary file not shown.

After

Width:  |  Height:  |  Size: 161 KiB