9a28e30bed58d63cc48790110f01a83e77803845
20 tasks across 8 weeks covering RTL integration, verification, OpenLane hardening, firmware, PCBA, and final submission. Co-Authored-By: Claude Opus 4.6 <noreply@anthropic.com>
Description
No description provided
Languages
Python
82.5%
SystemVerilog
17%
Makefile
0.5%